



NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU****PDFN 3.3x3.3S
Halogen-free & Lead-Free****PRODUCT SUMMARY**

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	6.1mΩ	-50A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.
- 100% UIS and Rg Tested.
- Products Integrated ESD diode with ESD Protected.



G. GATE
D. DRAIN
S. SOURCE

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ⁴	I_D	-50	A
		-46	
		-17	
		-13	
Pulsed Drain Current ¹	I_{DM}	-187	
Avalanche Current	I_{AS}	-54	
Avalanche Energy	E_{AS}	145	mJ
Power Dissipation ³	P_D	57	W
		23	
		3.1	
		2	
Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU****PDFN 3.3x3.3S
Halogen-free & Lead-Free****THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$t \leq 10s$	$R_{\theta JA}$		40	°C / W
Junction-to-Ambient ²	Steady-State	$R_{\theta JA}$		58	
Junction-to-Case	Steady-State	$R_{\theta JC}$		2.2	







¹Pulse width limited by maximum junction temperature.²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$.³The Power dissipation is based on $R_{\theta JA} t \leq 10s$ value.⁴The maximum current rating is Package limited.**ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ C$, Unless Otherwise Noted)**






PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-30			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-1.3	-1.7	-2.3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 25V$			± 10	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -30V, V_{GS} = 0V, T_J = 55^\circ C$			-10	
Drain-Source On-State Resistance ⁵	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -12A$		4.7	6.1	$m\Omega$
		$V_{GS} = -4.5V, I_D = -12A$		7.6	11	
Forward Transconductance ⁵	g_{fs}	$V_{DS} = -5V, I_D = -12A$		45		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$		3265		pF
Output Capacitance	C_{oss}			511		
Reverse Transfer Capacitance	C_{rss}			397		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$		4.3		Ω
Total Gate Charge ⁶	$Q_{g(VGS=-10V)}$	$V_{DS} = -15V, I_D = -12A$		67		nC
	$Q_{g(VGS=-4.5V)}$			33		
Gate-Source Charge ⁶	Q_{gs}			9		
Gate-Drain Charge ⁶	Q_{gd}			14		

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU****PDFN 3.3x3.3S****Halogen-free & Lead-Free**

Turn-On Delay Time ⁶	$t_{d(on)}$	$V_{DD} = -15V$ $I_D \cong -8.8A, V_{GS} = -10V, R_{GEN} = 2.6\Omega$	12			nS
Rise Time ⁶	t_r		47			
Turn-Off Delay Time ⁶	$t_{d(off)}$		87			
Fall Time ⁶	t_f		78			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$)						
Continuous Current	I_S	$I_F = -12A, V_{GS} = 0V$ $I_F = -12A, dI/dt = 100A/\mu s$		-48	A	
Forward Voltage ⁵	V_{SD}			-1.3	V	
Reverse Recovery Time	t_{rr}		14		nS	
Reverse Recovery Charge	Q_{rr}		2		nC	

⁵Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.⁶Independent of operating temperature.

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU
PDFN 3.3x3.3S
Halogen-free & Lead-Free****Output Characteristics****Transfer Characteristics****On-Resistance VS Gate-To-Source Voltage****On-Resistance VS Drain Current****On-Resistance VS Temperature****Capacitance Characteristic**

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU****PDFN 3.3x3.3S
Halogen-free & Lead-Free**

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PECH1EU****PDFN 3.3x3.3S
Halogen-free & Lead-Free**