

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor**

PDFN 3x3P

Halogen-free & Lead-Free

PRODUCT SUMMARY


$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	13.5mΩ	-35A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.
- Products Integrated ESD diode with ESD Protected.

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.



100% UIS Tested
100% Rg Tested

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	-35	A
		-22	
		-11	
		-8.9	
Pulsed Drain Current ¹	I_{DM}	-118	
Avalanche Current	I_{AS}	-40	
Avalanche Energy	E_{AS}	80	mJ
Power Dissipation ³	P_D	28	W
		11	
		2.8	
		1.8	
Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor**

PDFN 3x3P

Halogen-free & Lead-Free

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$t \leq 10s$	$R_{\theta JA}$		45	°C / W
Junction-to-Ambient ²	Steady-State	$R_{\theta JA}$		69	
Junction-to-Case	Steady-State	$R_{\theta JC}$		4.5	

¹Pulse width limited by maximum junction temperature.²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$.³The Power dissipation is based on $R_{\theta JA} t \leq 10s$ value.**ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ C$, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-1	-1.8	-2.3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 30	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -30V, V_{GS} = 0V, T_J = 55^\circ C$			-10	
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -15A$		10.2	13.5	$m\Omega$
		$V_{GS} = -4.5V, I_D = -10A$		19.5	31.5	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -15A$		40		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$		1893		pF
Output Capacitance	C_{oss}			310		
Reverse Transfer Capacitance	C_{rss}			262		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$		5.8		Ω
Total Gate Charge ²	$Q_{g(VGS=-10V)}$	$V_{DS} = -15V, I_D = -15A$		42		nC
	$Q_{g(VGS=-4.5V)}$			21		
Gate-Source Charge ²	Q_{gs}			6.2		
Gate-Drain Charge ²	Q_{gd}			12		

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor**

PDFN 3x3P

Halogen-free & Lead-Free







Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -15V$ $I_D \geq -15A, V_{GS} = -10V, R_{GEN} = 6\Omega$	9.7			nS
Rise Time ²	t_r		73			
Turn-Off Delay Time ²	$t_{d(off)}$		80			
Fall Time ²	t_f		92			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$)						
Continuous Current	I_S	$I_F = -15A, V_{GS} = 0V$ $I_F = -15A, dI/dt = 100A/\mu s$		-24	A	
Forward Voltage ¹	V_{SD}			-1.2	V	
Reverse Recovery Time	t_{rr}		15		nS	
Reverse Recovery Charge	Q_{rr}		7.8		nC	






¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor**

PDFN 3x3P

Halogen-free & Lead-Free



Output Characteristics**Transfer Characteristics****On-Resistance VS Gate-To-Source Voltage****On-Resistance VS Drain Current****On-Resistance VS Temperature****Capacitance Characteristic**

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor****PDFN 3x3P****Halogen-free & Lead-Free****Gate charge Characteristics****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**

NIKO-SEM**P-Channel Logic Level Enhancement Mode****PE5F7EA****Field Effect Transistor**

PDFN 3x3P

Halogen-free & Lead-Free

Safe Operating Area**Single Pulse Maximum Power Dissipation** $-V_{DS}$, Drain-To-Source Voltage(V)

Single Pulse Time(s)

Transient Thermal Response Curve