



NIKO-SEM**Dual N-Channel Enhancement Mode
Field Effect Transistor****PE854DT**
PDFN 3x3S
Halogen-Free & Lead-Free**PRODUCT SUMMARY**

	$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
Q2	30V	6.5mΩ	43A
Q1	30V	8mΩ	35A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Optimized Gate Charge to Minimize Switching Losses.
- 100% UIS and R_g Tested.



1 : G1
2,3,4 : D1
5,6,7 : S2
8 : G2
9 : S1/D2

Applications

- Protection Circuits Applications.
- Computer for DC to DC Converters Applications.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	Q2	Q1	UNITS
Drain-Source Voltage	V_{DS}	30	30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current	I_D	43	35	A
		27	22	
Pulsed Drain Current ¹	I_{DM}	50	41	
Continuous Drain Current ³	I_D	16	13	
		12	10.5	
Avalanche Current	I_{AS}	25	25	
Avalanche Energy	E_{AS}	9.3	9.3	mJ
Power Dissipation	P_D	21	17	W
		8.5	6.9	
Power Dissipation ³	P_D	2.8	2.4	W
		1.8	1.5	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150		°C

NIKO-SEM
**Dual N-Channel Enhancement Mode
Field Effect Transistor**
PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free
THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS	
Junction-to-Ambient ²	$t \leq 10s$	$R_{\theta JA}$	Q2	50	°C / W	
			Q1	53		
Junction-to-Ambient ²	Steady-State	$R_{\theta JA}$	Q2	67	°C / W	
			Q1	70		
Junction-to-Case		$R_{\theta JC}$	Q2	6.2	°C / W	
			Q1	6.5		

¹Pulse width limited by maximum junction temperature $T_{J(MAX)}=150^{\circ}\text{C}$.²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}\text{C}$. The value in any given application depends on the user's specific board design.³The Power dissipation is based on $R_{\theta JA} t \leq 10s$ value.**ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	Q2	30		V
		$V_{GS} = 0V, I_D = 250\mu\text{A}$	Q1	30		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	Q2	1.3	1.5	2.3
		$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	Q1	1.3	1.5	2.3
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$	Q2			± 100
		$V_{DS} = 0V, V_{GS} = \pm 20V$	Q1			± 100
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30V, V_{GS} = 0V$	Q2			1
		$V_{DS} = 30V, V_{GS} = 0V$	Q1			1
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 55^{\circ}\text{C}$	Q2			10
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 55^{\circ}\text{C}$	Q1			10
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 13A$	Q2		7.6	10.5
		$V_{GS} = 4.5V, I_D = 13A$	Q1		8.4	12
		$V_{GS} = 10V, I_D = 13A$	Q2		4.9	6.5
		$V_{GS} = 10V, I_D = 13A$	Q1		5.6	8
Forward Transconductance ¹	G_{fs}	$V_{DS} = 5V, I_D = 13A$	Q2		47	S
		$V_{DS} = 5V, I_D = 13A$	Q1		46	

NIKO-SEM
**Dual N-Channel Enhancement Mode
Field Effect Transistor**
PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free

DYNAMIC								
Input Capacitance	C_{iss}		Q2 $V_{GS} = 0V, V_{DS} = 15V f = 1MHz$ Q1 $V_{GS} = 0V, V_{DS} = 15V f = 1MHz$	Q2		589		
Output Capacitance	C_{oss}			Q1		585		
Reverse Transfer Capacitance	C_{rss}			Q2		324		
Gate Resistance	R_g			Q1		324		
Total Gate Charge ²	Q_g	$V_{GS} = 10V$		Q2		36		
Gate-Source Charge ²		$V_{GS} = 4.5V$		Q1		35		
Gate-Drain Charge ²	Q_{gd}			Q2		2.5		
Turn-On Delay Time ²	$t_{d(on)}$			Q1		2.5	Ω	
Rise Time ²	t_r		$Q2, V_{DS} = 15V$ $I_D \approx 13A, V_{GS} = 10V, R_{GEN} = 6\Omega$ $Q1, V_{DS} = 15V$ $I_D \approx 13A, V_{GS} = -10V, R_{GEN} = 6\Omega$	Q2		10		
Turn-Off Delay Time ²	$t_{d(off)}$			Q1		10		
Fall Time ²	t_f			Q2		5.8		
				Q1		5.5		
				Q2		1.3		
				Q1		1.5		
				Q2		2.6		
				Q1		2.5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$)								
Continuous Current	I_S		$I_F = 13A, V_{GS} = 0V$	Q2			17.5	
				Q1			14	
Forward Voltage ¹	V_{SD}		$I_F = 13A, V_{GS} = 0V$	Q2			1.2	
			$I_F = 13A, V_{GS} = 0V$	Q1			1.2	
Reverse Recovery Time	t_{rr}		$Q2$ $I_F = 13A, dI_F/dt = 100A/\mu S$ $Q1$ $I_F = 13A, dI_F/dt = 100A/\mu S$	Q2		14		
				Q1		14		
Reverse Recovery Charge	Q_{rr}			Q2		4.3		
				Q1		4.2		

¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

NIKO-SEM


**Dual N-Channel Enhancement Mode
Field Effect Transistor**

PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free


TYPICAL PERFORMANCE CHARACTERISTICS

Q2


Output Characteristics




Transfer Characteristics




On-Resistance VS Gate-To-Source Voltage




On-Resistance VS Drain Current








Gate charge Characteristics



Capacitance Characteristic




NIKO-SEM**Dual N-Channel Enhancement Mode
Field Effect Transistor****PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free**

NIKO-SEM

**Dual N-Channel Enhancement Mode
Field Effect Transistor**

PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free




NIKO-SEM

**Dual N-Channel Enhancement Mode
Field Effect Transistor**


PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free

Q1


Output Characteristics




Transfer Characteristics




On-Resistance VS Gate-To-Source Voltage




On-Resistance VS Drain Current








Gate charge Characteristics



Capacitance Characteristic



NIKO-SEM**Dual N-Channel Enhancement Mode
Field Effect Transistor****PE854DT**
PDFN 3x3S
Halogen-Free & Lead-Free

NIKO-SEM

**Dual N-Channel Enhancement Mode
Field Effect Transistor**

PE854DT
PDFN 3x3S
Halogen-Free & Lead-Free

