

**NIKO-SEM**

# Dual N-Channel Enhancement Mode Field Effect Transistor

**PE544JZ**  
**PDFN 3x3S**  
**Halogen-Free & Lead-Free**

**PRODUCT SUMMARY**



$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
20V	8.5mΩ	39A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low  $R_{DS(on)}$  to Minimize Conduction Losses.
- Ohmic Region Good  $R_{DS(on)}$  Ratio.
- Optimized Gate Charge to Minimize Switching Losses.
- Products Integrated ESD diode with ESD Protected up to 2KV.

**Applications**

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.
- Portable Devices for Battery PACK Applications.



G : GATE  
D : DRAIN  
S : SOURCE

**ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 8$	V
Continuous Drain Current <sup>2</sup>	$I_C = 25^\circ\text{C}$	39	A
	$I_C = 100^\circ\text{C}$	24	
	$I_A = 25^\circ\text{C}$	12	
	$I_A = 70^\circ\text{C}$	9.7	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	60	
Avalanche Current	$I_{AS}$	23.5	
Avalanche Energy	$E_{AS}$	27.6	mJ
Power Dissipation	$T_C = 25^\circ\text{C}$	23	W
	$T_C = 100^\circ\text{C}$	9.4	
	$T_A = 25^\circ\text{C}$	2.2	
	$T_A = 70^\circ\text{C}$	1.4	
Operating Junction & Storage Temperature Range	$T_j, T_{stg}$	-55 to 150	°C

**NIKO-SEM****Dual N-Channel Enhancement Mode  
Field Effect Transistor****PE544JZ  
PDFN 3x3S  
Halogen-Free & Lead-Free****THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$		55	
Junction-to-case	$R_{\theta JC}$		5.3	°C/W

<sup>1</sup>Pulse width limited by maximum junction temperature.<sup>2</sup>Package limitation current is 24A.<sup>3</sup>The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ C$ .**ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ C$ , Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	0.35	0.67	1	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 8V$			$\pm 10$	uA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16V, V_{GS} = 0V$			1	
		$V_{DS} = 10V, V_{GS} = 0V, T_J = 125^\circ C$			10	μA
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 3A$	5.1	6.8	8.5	
		$V_{GS} = 3.8V, I_D = 3A$	5.4	7.2	9	
		$V_{GS} = 3.1V, I_D = 3A$	5.7	7.6	9.5	mΩ
		$V_{GS} = 2.5V, I_D = 3A$	6.3	8.4	10.5	
		$V_{GS} = 1.8V, I_D = 3A$	7	11	15	
Forward Transconductance <sup>1</sup>	$g_f$	$V_{DS} = 5V, I_D = 3A$		32		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 10V, f = 1MHz$			1589	
Output Capacitance	$C_{oss}$			214		pF
Reverse Transfer Capacitance	$C_{rss}$			165		
Gate Resistance	$R_g$	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$		2.3		Ω
Total Gate Charge <sup>2</sup>	$Q_g(V_{GS}=4.5V)$	$V_{DS} = 10V, I_D = 3A$			18.5	
	$Q_g(V_{GS}=3.8V)$				16	
Gate-Source Charge <sup>2</sup>	$Q_{gs}$				1.7	nC
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$				4.5	
Turn-On Delay Time <sup>2</sup>	$t_{d(on)}$	$V_{DD} = 10V$ $I_D \cong 3A, V_{GEN} = 4.5V, R_G = 6\Omega$			38	
Rise Time <sup>2</sup>	$t_r$			42		
Turn-Off Delay Time <sup>2</sup>	$t_{d(off)}$			60		
Fall Time <sup>2</sup>	$t_f$			25		nS

**NIKO-SEM****Dual N-Channel Enhancement Mode  
Field Effect Transistor****PE544JZ  
PDFN 3x3S  
Halogen-Free & Lead-Free****SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ )**

Continuous Current <sup>3</sup>	$I_S$				19	A
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = 3\text{A}, V_{GS} = 0\text{V}$			1.2	V
Reverse Recovery Time	$t_{rr}$	$I_F = 3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	24			nS
Reverse Recovery Charge	$Q_{rr}$		8			nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.<sup>3</sup>Package limitation current is 24A.

**NIKO-SEM**


**Dual N-Channel Enhancement Mode  
Field Effect Transistor**

**PE544JZ**  
**PDFN 3x3S**  
**Halogen-Free & Lead-Free**


**Output Characteristics**




**Transfer Characteristics**




**Gate charge Characteristics**




**Capacitance Characteristic**



**On-Resistance VS Gate-To-Source**







**On-Resistance VS Drain Current**



**NIKO-SEM**

# Dual N-Channel Enhancement Mode Field Effect Transistor

**PE544JZ**  
**PDFN 3x3S**  
**Halogen-Free & Lead-Free**

**On-Resistance VS Temperature****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**